Behavioural Synthesis of an Adaptive Viterbi Decoder

نویسندگان

  • M. Zwolinski
  • J. S. Reeve
چکیده

The synthesis of a hardware implementation of a Viterbi decoder from a behavioural specification is discussed. This is applied to a parallelized version of a BCH decoder. A parameterizable high-level VHDL model of the parallel decoder has been developed. Scalability of the parallel decoder in hardware is demonstrated. An extension of this technique to an adaptive decoder is discussed.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

VHDL Implementation of Fast and Efficient Viterbi decoder

Viterbi decoders are used in wide variety of communication applications. In this paper, we focus on different types of VHDL implementations of Viterbi decoder. The two approaches of Implementation of Viterbi decoder are registerexchange approach and trace back approach. There are two methods in trace back approach i.e. shift update and selective update. The behaviour of a Viterbi decoder is des...

متن کامل

Low Power Adaptive Viterbi Decoder Design for Trellis Coded Modulation

By using viterbi decoder the power can be reduced according to number of stages used in each block. The efficient way to reduce data corruption in digital communication channels using various decoding algorithm. Although hardware implementations of decoding algorithms, (i.e.,) Viterbi algorithm, have shown good noise tolerance for error-correcting codes, these hardware implementations require a...

متن کامل

An Efficient Low Power Viterbi Decoder

This paper presents an efficient Low-Power Viterbi Decoder Design using T-algorithm. It implements the viterbi decoder using T-algorithm for decoding a bit-stream encoded by a corresponding forward error correction convolutional encoding system. A lot of digital communication systems incorporated a viterbi decoder for decoding convolutionally encoded data. The viterbi decoder is able to correct...

متن کامل

FPGA Implementation of Viterbi Decoder using Trace back Architecture

Error correction is an integral part of any communication system and for this purpose, the convolution codes are widely used as forward error correction codes. For decoding of convolution codes, at the receiver end Viterbi Decoder is being employed. The parameters of Viterbi algorithm can be changed to suit a specific application. The high speed and small area are two important design parameter...

متن کامل

Dynamic adaptation of quantization thresholds for soft-decision viterbi decoding with a reinforcement learning neural network

Two reinforcement learning neural network architectures which enhance the performance of a soft-decision Viterbi decoder used for forward error-correction in a digital communication system have been investigated and compared. Each reinforcement learning neural network is designed to work as a co-processor to a demodulator dynamically adapting the soft quantization thresholds toward optimal sett...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005